erence with good temperature stability.
In bipolar technologies one of the most popular implementations uses the extrapolated energy bandgap voltage of silicon [ 11, [2] . Bandgap references using trimming techniques and curvature compensation achieving high performance have been reported [3] - [6] .
In MOS technologies, early implementations of voltage references were based on the difference between the threshold voltages of enhancement-and depletion-mode MOS transistors [7] . Although this technique leads to a low temperature coefficient, as a solution it suffers in that the output voltage is poorly controlled because of its direct dependence on the dose of ion-implantation steps. Another solution exploits the gate voltage difference of two MOS transistors of the same type but having polysilicon gates with opposite doping and biased at identical drain currents [8] . The resulting voltage turns out to be close to the silicon bandgap. The shortcomings of this solution are the need for an extra mask for selective doping of the polysilicon and a resulting voltage with poor temperature stability.
The trend of higher system integration coupled with the constant development efforts to reduce device dimensions have made CMOS the clear choice for VLSI implementations. Analog and digital subsystems are required to coexist on the same die sharing the same device resources. In order to take advantage of the bandgap technique in mixed-mode systems 191, [lo] , the presence of the parasitic bipolar structure in every CMOS process has been exploited. Unless certain precautions are taken, these circuits suffer from the weaknesses encountered in CMOS circuits, e.g., high op-amp offset. Furthermore, the lack of access to the collector of the Manuscript received January 17, 1990; revised July 25, 1990 . G. Nicollini BJT's forces the sensing of the emitter instead of the collector currents, which in turn leads to errors caused by the finite current gains. The combination of these effects prevents the achievement of references with good accuracy and temperature stability. An approach [ I l l that overcomes most of the limiting factor of the CMOS bandgap implementation uses offset cancellation techniques, base current and base resistance cancellation, and curvature compensation. Drawbacks of this solution are the required double trimming (one for the value of the absolute voltage of the uncompensated reference and the other for tailoring the value of the curvature-compensation term), and the need for a complex circuit to generate all the bias currents, thus consuming a large quantity of area and power.
Other approaches utilize MOS transistors in weak inversion to produce a bipolar-like behavior and CMOS-compatible lateral bipolar transistors, respectively [12]-[14] . Although these techniques avoid the limitation of the substrate BJT regarding the access to the collector, the resulting references have poor power supply rejection (PSR) at audio and above-audio frequencies, that is, from a few kilohertz to 100 kHz; thus it is better to find other solutions for applications where good PSRR is of great importance, such as telephony or audioprocessing systems.
Fully differential circuits are a solution for many of the problems presented by the coexistence of massive portions of digital circuitry and high-performance analog interfaces. Power supply coupling, substrate coupling, single supply operation, and high dynamic range are just a few of the challenges encountered in the VLSI design arena. O p amps, comparators, filters, and A / D and D / A converters are typical examples of circuits that can be implemented using differential techniques [151-[171. This paper describes the design of a fully differential CMOS bandgap reference having a very good PSRR with a range of up to a few hundred kilohertz. The design demonstrates that it is possible to implement both high-precision and temperature-stable bandgap voltage references without the use of any trimming in the mass production phase of the integrated circuit. As will be seen, it is sufficient to determine the correct value of the output voltage using a "trimming" procedure only during the design or the preproduction phases, for example, by exploiting the results of a test pattern. Although the lack of trimming for curvature compensation prevents the circuit in question from achieving ultimate performance levels [Ill, the savings in area and power coupled with the reduction of the production testing time result in a favorable trade-off in large production environments.
0018-9200/91/0100-0041$01.00 0 1991 IEEE In Section I1 a conventional CMOS bandgap reference implementation with a brief review of its limitations is presented and the proposed switched-capacitor bandgap reference is introduced. A previously ignored limiting factor is also discussed. Section I11 contains a process sensitivity analysis of the output voltage. In Section IV PSRR degradation in fully differential voltage references is explained. Finally, in Section V, experimental results measured from more than 10000 PCM codec chips (where this reference is used) are presented.
THE BANDCAP REFERENCE
The operation of the bandgap voltage reference is based on the addition of two voltages: one with negative and the other with positive temperature coefficients (TC's), in order to obtain an ideally zero TC. The negative T C voltage is the emitter-base voltage of a bipolar transistor (BJT), and the positive T C voltage is the difference of two emitter-base voltages biased at different current densities. In a conventional CMOS process it is possible to use the parasitic substrate n-p-n or p-n-p transistors in the case of p-well and n-well, respectively (Fig. 1 ). These transistors, unlike conventional BJT's, have intrinsic limitations that can pose some problems in the development of high-performance voltage references. One example of a typical bandgap realization in a p-well process is shown in Fig. 2 . In the same figure the various nonidealities are also shown. The effects of these nonidealities on the output voltage of the reference have been extensively analyzed in [ l l ] and are reported here only as a quick reference:
where VBE is the emitter-base voltage of Ql,AVBE is the difference between the emitter-base voltages of Q2 and Q l , Vos is the op-amp input offset voltage, V , is the thermal voltage k T / q , I , and I, are the emitter currents of Ql and Q2, respectively, I,, is the saturation current, P , and P2 are the dc current gains of Ql and Q2, respectively, rb is the base resistance, and A is the area factor between Q1 and Q2.
The offset voltage is the main error source because it is amplified by 1 + R 2 / R , , leading to a large variation in the output reference voltage and consequently to a very large degradation of its temperature stability. The output voltage of a bandgap reference is generally trimmed to a predetermined value in order to give an ideally zero variation of the output with respect to temperature. Therefore after the trimming operation, the resulting op-amp offset yields an erroneous value, which further triggers a T C error that can be very large (for example, with a typical amplification factor of 10 this error is about 26 ppm/"C per millivolt of offset [ll]). This error term must be cancelled to ensure good reproducibility in the output TC. differential output voltage is not affected by this clockrelated error term. A very small differential error may be present due to the mismatches of the switches, but as will be shown in the next section, this error is acceptable for our purposes.
A second error term comes from the different current values I , and I,. In Fig. 3 this effect comes into play in conjunction with the offset between transistors M1 and M 2
and cannot be eliminated by using any offset cancellation techniques. This term has always been neglected in previous bandgap reference implementations (where it arised from op-amp offset Vas, shown in Fig. 2 for example) because it represents a fairly low error of about 1.3 ppm/"C per millivolt of offset on the TC of the output voltage, but assuming a 4a value of 25 mV for the offset, it is better to find a solution in order to eliminate this error source. Is,
Is,
The differential output results in Consequently, only a very small error E ( V ,~, ) on the absolute value of the reference output will be present and the error on the T C can be neglected (see Section 111).
A third error source is given by the finite T C of the resistor that originates non-PTAT biasing currents I , and I,. This represents a PTAT error term, which must be compensated for by choosing a slightly higher amplification factor, and a PTAT2 error term which can be cancelled only by a curvature compensation circuit [ll] .
Curvature compensation requires a complex scheme for generating the various biasing currents needed [ l l ] and a trimming circuit to precisely cancel the PTAT' term. We deliberately decided to accept this small error in order to save area and power. Moreover, by avoiding fuses or trimming techniques, it is possible to save part of the testing time in the mass-production phase for IC devices in which the reference is inserted.
With this in mind, we decided to determine the correct value of the output voltage, that is, the value leading to the lowest T C taking into account at the same time the PTAT error due to the resistor. This was done by using a "trimming" procedure only during the design phase in order to eliminate the need for costly trimming during mass production. Thus we exploited the results of a test pattern to find the optimum voltage value, which led to the determination of the required amplification factor.
Other error sources are the nonzero base resistance coupled with the base current and p mismatches of the substrate BJT's together with their temperature variations. These are very small error terms, and although very simple replication techniques [ l l ] can be used to reduce them even more, obviously these circuits require additional die area to be implemented (for example, the duplication of both the bipolar transistors). Thus we decided instead to only include a lumped p-well resistor in series with the base of Q l of value ((1 + p l ) / ( l + p2))-l / A ) r b in order to compensate for the effect of the intrinsic base resistance, as shown in Fig. 4 , and to exploit the fact that the p is practically constant over two decades of current so that the AVBE error term due to the finite dc current gain can be neglected. Furthermore, the minimum p value of our process (i.e., 50), the p temperature coefficient, and the rb value result in less than 1.5 ppm/"C for V,, error terms given by V , l n ( l / ( l + l / p l ) ) and rhIl / A P , in (2). This is acceptable for our purposes. Finally, the fact that the bandgap of silicon varies with T 2 as well as linearly with T leads to a further curvature term [18] which can only be compensated for by curvature-compensation techniques. For reasons already discussed, this bandgap reference does not utilize any of these techniques.
PROCESS SENSITIVITY O F THE BANDGAP REFERENCE
A brief analysis of the sensitivity of the differential bandgap output to the main processing parameters is presented in this section starting with the reference voltage expression derived from Fig. 3 :
where a = C, !C3 and b = C, /e3. Given an area factor of A = 10, an optimum amplification factor of 9.765 was experimentally determined. Thus, to accommodate for a differential reference requirement of 6.2 V, the a and b terms resulted in equaling 2.56 and 25.0, respectively. *VBE can be expressed as 
-E --Therefore, using (6) and (7) the following can be derived:
The doping of the p-well can be controlled to f 10% and the error in poly-resistor value should be f30%.
In reality, this large resistor spread is typical for a process under development, while when a process is fixed or in mass production, the poly variation can be guaranteed to f 10%.
The error in output voltage due to p-well dose and poly spreads is dVKEF = 2 a d v~~ = 26 m v .
(9) *A second process uncertainty is given by VBE mismatch. The maximum mismatch, measured on devices biased with the same current in different chip sites of several wafers, resulted in less than 0.2 mV. Thus the output voltage variation due to VBE mismatch is dVKE, = 2( a + b)dVBE = 11 mV.
(10) *A third error contributor comes from the offset between transistors M 1 and M 2 in Fig. 4 , which leads the upper and the lower halves of the reference to "see" a difference A I into BJT biasing currents, as explained in Section 11: *Another potential error factor is due to the charge mismatch between switches SW1 and SW2 of Fig. 3 in the amplification phase. If we consider that half the switch charge is injected into the op-amp inputs and model this effect by a capacitor C , , (that is, a very simple model of charge sharing), it can be shown that 1 LC,,.
C.S H,
dV,,, = -~ Vc,,rk = 1.5 mV ( 13) 1 + C , C. SW if W = 4 p m and L = 4 p m for the reset switches, C, = 1 pF, and considering a maximum mismatch of S%.
*Finally, the precision of the output voltage is directly related to the op-amp open-loop gain value and to the mismatch of capacitor ratio C , to C2.
A simulated minimum open-loop gain of 40 000 leads to a 0.07% error on the output accuracy. By exploiting known techniques [191 to minimize systematic errors on capacitor ratios (array design with constant area-to-perimeter ratio. dummy-plate guard ring, etc.) and choosing geometries of 40 x 40 pm' for unit capacitor size, the mismatch is less than 0 1% [20] . These combined effect\ are reflected in a reference output change of about 0.17%.
The total relative error on the voltage value of the bandgap reference can be obtained from the last result and from (9), (10). (12), and (13): which means an accuracy of about f0.07 dB in the worst case.
The degradation of TC due to process variations, assuming that (13) is independent from temperature in the first order, becomes approximately for a temperature range of -40 to +85"C. Therefore, considering that the absence of curvature correction leads to a 
IV. POWER SUPPLY REJECTION (PSR) OF THE BANDGAP REFERENCE
The biasing currents I , and I , present a very large PSR due to the choice of the poly resistor for determining the PTAT current. In addition, VEEl and VEE,, of the parasitics BJT's are referred to ground producing a high decoupling of the power supply variations and noise. In fact, for frequencies much less than the f , of the BJT's, the power supply noise coupling VE,, is approximately given by
where V E J t l ) is the sampled value of VE,, at the end of the + I phase and VE,$t) are the "continuous" values of VE, during the 4, phase.
Other power supply noise couplings at the bandgap output can only arise from switch and op-amp mismatches since the common-mode noise is rejected by the differential nature of the reference voltage processing.
The same charge-sharing model used in Section 111 can be exploited to estimate the contribution of the switches SWl and SW2 to the power supply degradation during the amplification phase b2. Using (13) the PSR yields approximately 90 dB for a typical mismatch of 1% betwcen the switches. Supply noise coupling due to the op amp can arise from the internal and common-mode feedback (CMFB) paths. Fig. 5(a) shows the op-amp configuration used in the switched-capacitor bandgap reference. IN +_ and INCM +_ are the op-amp differential-and common-mode inputs, respectively. VB3, VB3. and VB, are derived from the PTAT biasing circuit already mentioned in Section 11.
Internal common-mode couplings can be eliminated or greatly reduced by employing supply-independent current sources, placing the input devices in an isolated well. and using a cascode or folded-cascode configuration in order to buffer the drain of the input transistors from power supply variations [21] . Another important advantage of cascode architecture is that it does not suffer from the degradation of the PSR at high frequencies because its compensation capacitors are connected to signal ground [22] .
Thus the op-amp PSR is determined primarily by CMFB implementation. A dynamic CMFB circuit (Fig. 5(b) ) was chosen because of its simplicity. higher degree of linearity. smaller area, and lower power consumption compared to its continuous counterparts. The two nonoverlapping phases are the same ones used for the differential reference generation shown in Fig. 3 .
The amount of power supply noise coupled to the op-amp differential output can be analyzed as the combination of coupling from the power supplies to the common-mode output (that is, each output referred to ground) and the transformation of this into a differential signal by mismatch effects. To avoid common-mode noise on the outputs, the biasing voltage V,, for INCM is referred to signal ground by exploiting the simple circuit shown in Fig. 5(c) . Moreover. the duplication of the CMFB input allows for a considerable reduction in common-mode clock feedthrough or charge sharing due to the CMFB switches with superimposed power supply noise.
V. EXPERIMENTAL RESULTS
A test chip containing the switched-capacitor fully differential bandgap reference was realized and a trimming procedure was applied to it in order to determine the correct value of the amplification factor leading to a minimum TC. Afterwards this chip was integrated as reference voltage for a complete PCM codec chip without the use of any further trimming. A self-aligned, double-poly, single-metal. 3.5-p m.
Si-gate, p-well CMOS fabrication process was used.
A microphotograph of the bandgap circuit is shown in Fig.  6 . The active area is about 730 mil' and power dissipation is typically 4.8 mW with +5-V power supplies. which gives to the dl and +2 phases a logical '.high" period of 7.8125 and 117.1875 p s , respectively. once the disoverlapping time is subtracted.
In Table I . statistical data from more than 10000 PCM codec chips are presented. Temperature coefficients are given for an extended temperature range from -40 to + 85°C and for k 5-V k 5% power supplies. Fig. 8 shows a statistical plot of absolute accuracy reflecting a Gaussian distribution type with a standard deviation of about 0.034 dB. Aging variations (long-term stability) of absolute accuracy can be neglected (less than 0.006 dB after 1800 h).
Typical power supply rejections (defined as the ratio between noise signal coupled on the differential output and the lOO-mV,,,, noise signal injected on each supply) versus frequency for both positive and negative supplies are shown in Fig. 9 . Note that these PSR values are the best ever reported at high frcqucncics since they remain extremely high (i.e., greater than YO dB) until 500 kHz.
The experimental setup used to measure the PSR of this switched-capacitor bandgap reference is described in the Appendix. Table I1 summarizes the overall performance of the integrated bandgap reference.
VI. CONCLUSIONS
The switched-capacitor fully differential CMOS bandgap reference described in this paper was realized without the use of any trimming during mass production. In a temperature range of -40 to +85"C and with power supplies of k 5 V f 5%. it is capable of achieving a worst-case absolute accuracy and temperature drift of 0.1 1 dB and 40.3 ppm/"C, respectively .
Smaller area and lower power dissipation in comparison to previous solutions. combined with a very good power supply rejection even at high frequency, makc this handgap suitable 0.090 for high-precision mixed-mode integrated circuits using the fully differential approach.
APPENDIX BANDGAP REFERENCE
The measurement of the PSR, for frequencies less than the Nyquist rate, was achieved by exploiting the scheme shown in Fig. 10 . That is, a S/H circuit [23] was integrated in the same test chip with separated and noise-free power supplies in order to avoid deteriorating the PSR results. Sample and hold phases of the S/H are logically coincident with the d2 and 4, phases of the bandgap reference generation, respectively. Typical PSR's of about 90 dB were obtained for both positive and negative supplies. These values are caused by PSR MEASUREMENTS OF THE SWITCHED-CAPACITOR switch mismatches and BJT output conductance since the op-amp PSR is much higher than 90 dB at frequencies less than 4 kHz. At high frequencies, the PSR performance is expected to be degraded by internal op-amp mismatches.
The same scheme of Fig. 10 was also used to measure the PSR for frequencies higher than the Nyquist rate. This was done by injecting high-frequency sine waves into the power supplies and measuring the various aliased components in the Nyquist band. The positive PSR is about 90 dB while the negative PSR varies from 90 to 86 dB for frequencies less than 500 kHz. 
